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Relaxation of strained silicon on 20% linear graded virtual substrates was quantified using high
resolution x-ray diffraction and a defect etching technique. The thickness of strained silicon was
varied between 10 and 180 nm. Relaxation was observed in layers below the critical thickness but
increased to only 2% relaxation in the thickest layers even with annealings up to 950 °C.
Cross-sectional transmission electron microscopy revealed stacking faults present in layers thicker
than 25 nm, and nucleated 90° Shockley partial dislocations forming microtwins in the thickest
layer. These features are implicated in the impediment of the relaxation process. © 2007 American
Institute of Physics. DOI: 10.1063/1.2769751
Tensile strained silicon used in the channel region of
transistors has been demonstrated to produce an improve-
ment in the charge carrier transport properties above that of
bulk silicon.1 The most widely used method of fabricating
globally strained silicon for device processing employs SiGe
virtual substrates as growth templates. In order to be accept-
able for use in industry, strained layers must ideally be defect
free and maintain strain during device processing.
Due to relaxation processes of the virtual substrate,
threading dislocations are grown into the strained silicon
layer. Relaxation of the layer will proceed by the strain-
induced glide of these threading dislocations, forming misfit
dislocations at the strained interface.2 The critical thickness
of strained silicon is therefore described by the Matthews
and Blakeslee mechanical equilibrium theory3 for relaxation
via preexisting dislocations. For the case of silicon on 20%
Ge content virtual substrates, the critical thickness is ap-
proximately 13 nm.
Linearly graded virtual substrates of 20% Ge composi-
tion were grown using low pressure chemical vapor deposi-
tion. The SiGe was graded at a rate of 10% m−1 with a
2 m final constant composition layer. Each virtual substrate
was capped with strained silicon in the range of 10–180 nm
at 700 °C. An accurate measurement of the thickness of the
strained silicon layers was obtained by cross-sectional trans-
mission electron microscopy XTEM.
Reciprocal space maps using high resolution x-ray dif-
fraction HRXRD around the 224 and 004 reflections
were employed to ascertain the relaxation of the strained
silicon layers. The relaxation of the final constant composi-
tion layer of the virtual substrates and their exact Ge contents
were also determined, which dictates the amount of strain the
strained silicon layers are subjected to. The results of the
strained silicon relaxation are shown in Fig. 1. The relaxation
is shown to saturate at around 2%, and is overall very low,
compared to the relaxation of compressively strained SiGe
layers under the same degree of strain.4
HRXRD reciprocal space maps display peak broadening
of the strained silicon peak due to mosaicity5 caused by the
presence of misfit dislocations at the strained silicon inter-
face, which warp the diffraction planes. The effect is more
pronounced in thicker samples, where the misfit dislocation
density MDD is greater. Peak broadening limits the accu-
racy for determining strain this gives the error bars in
Fig. 1. For the thinner strained silicon layers, detectable
x-ray intensities are close to the background noise level,
making resolution of the peak even more prone to error.
Scans were conducted over a 22 h period to maximize the
signal-to-noise ratio, but the technique still only yields suffi-
cient x-ray intensity for layers thicker than 15 nm.
Annealing of strained silicon layers is known to induce
Ge diffusion from the virtual substrate,6 which will reduce its
thickness. In order to determine a suitable range of tempera-
tures over which to conduct annealings, secondary ion mass
spectroscopy SIMS performed a 32 nm strained silicon
layer in the as-grown state and after it had been subjected to
annealings for 1 h at 750, 850, and 950 °C Fig. 2. The Ge
concentration gradient into the strained silicon layer does not
deviate much from the as-grown state for the 750 and
850 °C annealings. Relaxation measurements performed us-
ing these annealing conditions assumed the layer thickness to
be unchanged.
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FIG. 1. Measured relaxation of strained silicon layers using HRXRD from
15 to 180 nm.
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Misfit dislocations at the strained silicon/virtual substrate
interface were revealed with a dilute Schimmel etchant.7 The
etched surface could then be imaged using a differential
interference contrast microscope which images an area of
75100 m. The etch rate was found to be 5 nm s−1 in
silicon layers and 20 nm s−1 in 20% SiGe layers from step
measurements.8 Each sample was exposed to the etchant for
10 s to reveal dislocations at the strained interface and not
from deeper in the structure. Figure 3 shows a magnified
section of a typical etch image, revealing the additional pres-
ence of extended stacking faults in the layers.
The total plastic strain relief  in an etched image area
can be determined by measuring the misfit dislocation line
density MD total length of misfit dislocations per unit area.
For strained silicon, dislocations are typically of 60° type.




where asi is the lattice constant of bulk Si.
In materials under tensile strain, it is known that strain
can dissociate 60° perfect dislocations into 90° and 30°
Shockley partial dislocations.10 For sufficiently large strain,
the 90° partial will break away from the 30°, creating an
adjoining stacking fault. As the 90° partial leads, the relax-
ation of the line density of stacking faults SF in the consid-




HRXRD results for the residual strained state of the under-
lying virtual substrate and its exact Ge fraction gives the
maximum amount of strain each silicon layer is subjected to,
allowing  to be expressed as a percentage.
The MDD of each etched sample was determined by
measuring the total length of misfit dislocations in 75
100 m image areas and averaging over ten different im-
ages randomly taken from the sample surface. Using this
data combined with HRXRD measurements on the virtual
substrate composition and relaxation, the relaxation of the
strained silicon could be determined as a function of thick-
ness using Eqs. 1 and 2 Fig. 4. This analysis was per-
formed on each sample before and after annealing at 750 and
850 °C for 1 h in nitrogen ambient.
The threading dislocation density TDD was evaluated
to be 2±1105 cm−2 for all the layers up to 20 nm. Stack-
ing fault densities SFD remained at 5±1 cm−1 for thick-
nesses up to 20 nm, and increased sharply to 400±30 cm−1
as the thickness exceeded 25 nm. The increase in SFD was
accompanied by an expected rise in TDD, but only to
3±1105 cm−2. No increases in TDD or SFD were ob-
served after annealing.
Defect etch analysis was found to be useful only for
layers up to 50 nm thick. Thicker layers exhibited a rapid
rise in SFD, which made the accurate assessment of TDD
and relaxation impossible. The stacking fault trenches be-
come wider as the layer gets thicker, which increases the
likelihood of these broader features masking other disloca-
tion structures. This has profound implications for the mate-
rial quality of thicker layers; as such a rise in SFD is accom-
panied by an increase in TDD.
Misfit dislocations and low levels of relaxation are ob-
served even below the critical thickness, an anomaly that has
been noted previously.9 As expected, the annealing process
creates misfit dislocation segments by initiating glide of
threading dislocations. This effect seems to be more pro-
nounced in the thinner layers; samples below 20 nm show a
FIG. 2. SIMS profile for a 32 nm strained silicon layer in the as-grown
state, and annealed at 750, 850, and 950 °C for 1 h.
FIG. 3. Close-up of a typical etch image from a 20 nm strained silicon layer,
showing misfit and threading dislocations and extended stacking faults.
FIG. 4. Strained silicon relaxation variation with thickness and anneal.
Lines are for guidance only. Errors are determined by standard deviation of
the averaged results.
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clear increase in relaxation with increasing annealing tem-
perature. Minimal increases in relaxation in layers thicker
than 20 nm are observed after annealing.
The overall relaxation implied by defect etching agrees
to within the experimental uncertainty of the HRXRD results
Fig. 1. An explanation for the apparently limited relaxation
has been offered by Freund through a mechanism of disloca-
tion blocking11 where the glide of threading dislocations is
impeded by preexisting orthogonal misfit dislocations. Stud-
ies conducted into dislocation blocking have been mostly
confined to compressively strained SiGe/Si heteroepitaxy,12
where relaxation is observed to progress to a much higher
degree.4 There is evidently a difference in the relaxation be-
havior between the compressive and tensile strained cases. It
is thought that extended stacking faults, which only form in
layers under tensile strain, play a much larger role in dislo-
cation blocking than misfit dislocations,13 leading to lower
levels of relaxation.
XTEM analysis confirms the presence of stacking faults
in the strained silicon layers Fig. 5. In the 180 nm layer
microtwins were also observed, which can form in tensile
strained layers when the strain energy is sufficiently large.13
90° partial dislocations nucleate from the surface and glide
as half-loops to the strained interface. The nucleation of a
second 90° partial dislocation on the same glide plane will
repel the initial partial dislocation into the virtual substrate.
Additional nucleation events will force other partial disloca-
tions deeper into the structure, forming a microtwin.
The existence of microtwins in the 180 nm layer shows
that the strain is no longer being sufficiently relieved by the
glide of preexisting threading dislocations, and higher energy
dislocation nucleation processes occur. This trend is expected
to increase as the layers become thicker, with the eventual
nucleation of perfect 60° dislocations around the critical
thickness derived by People and Bean.14
In conclusion, strained silicon layers on virtual sub-
strates many times the critical thickness have been shown to
exhibit limited levels of relaxation, even after high tempera-
ture annealing. The possibility of stacking faults impeding
dislocation glide in thicker layers is offered as an explanation
for the apparent disparity between relaxation of compressive
and tensile strained layers, which will be subject to further
study. Despite the low levels of relaxation and TDD, the
rapid increase in SFD and nucleation of microtwins in
thicker layers may compromise the performance of elec-
tronic devices.
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FIG. 5. Cross-sectional TEM image of a 180 nm strained silicon layer
showing a a stacking fault and b a microtwin. Nucleated 90° Shockley
partial dislocations are arrowed.
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